Abstract: The design of a 10-bit switched-current digital-to-analogue (D/A) converter is presented. A combined-input algorithm is adopted to reduce both architecture and power dissipation. The proposed D/A converter is implemented with a standard 0.35 mm CMOS process technology. The chip occupies an area of 0.35 mm 2 and consumes a small power of 26.1 mW with speed-up to 31.25 Msamples/s.
Introduction
Digital-to-analogue (D/A) converters and analogue-todigital (A/D) converters with high performance are in high demand for many applications, such as scanning graphic systems computer systems and digital TV, etc. Therefore, research in this field is very important. There are several ways to implement D/A converters, including passive components and active components. Resistor strings [1] and switched-capacitors [2] are early methods among passive-component implementations. Owing to taking too large a chip size and consuming large amounts of power, these kinds of D/A converters have not been preferred recently although they have good linearity. Weightedcurrent source [3, 4] , current cell matrix [5, 6] , and switched-current [7] [8] [9] D/A converters are some examples of the active-component implementations. These converters are implemented to consider device matching and occupy a large area. Thus, they have the advantage of higher speed because of the parallel input, but the requirement of large power dissipation.
The switched-current DAC is good for low power consumption owing to the simple architecture, but it has shortcoming, at high speed because of the serial input. This shows that we should compromise between low power consumption and high speed. Our proposed DAC incorporates the advantages of both the weighted-current source DAC and the switched-current DAC.
Algorithm
There are two main kinds of algorithms to implement: parallel-input and serial-input algorithms D/A converters. The parallel-input approach for an N-bit DAC takes the following equation to convert the signal:
where b 1 , b 2 , y, and b N are digital inputs and I lsb is the current of the least significant bit (LSB).
This kind of DAC enters all the input digital signals at the same time, so it operates faster than the serial input approach. However, it occupies a large chip size and consumes high power because of the complex and large circuits.
Equation (1) can be transformed into the serial form [8] :
Since the digital inputs are fed serially for this kind of DAC, it takes more time to convert them. Therefore, speed is the important consideration for this kind of DAC, but low power dissipation is one of its advantages because of the simple and reusable architecture. These two kinds of algorithms have their own advantages and shortcomings. We adopt their advantages and mix two kinds of algorithms to produce a new one named the combined-input algorithm. Because the proposed DAC has ten digital inputs, the combined-input algorithm divides one set of digital input data into two groups, named five LSBs (b 5 -b 1 ) and five MSBs (b 10 -b 6 ). First, it deals with the five LSBs by dividing the sum of five digital input currents by 32 and then stores the result in the current copier. Secondly, the next five MSBs come in and are added to the preceding result. Finally, we get the analogue output as the following:
3 Chip design multiplexer are digital circuits; the 5-bit weighted current source and current divider by 32 are analogue circuits. Digital signals are fed into the latch and then locked by it. Five LSB digits are first selected by the multiplexer and control the 5-bit weighted current source to produce a current. This current is then put into the current divider by 32 and divided by 32. The result is held by the delay block and not output until the next five MSB digits. There is one significant advantage in this kind of method. That is, the 5-bit weighted current source block can be reused to reduce the chip size and the power consumption. Because only two manipulation cycles are engaged, the speed also compares well with the other kinds of switched-current DAC.
Next, we will introduce the detailed circuit designs in the proposed DAC. Because the digital modules are regular components, we only illustrate the other analogue circuits, inclusive of the 5-bit weighted current source, current divider by 32 and the delay block.
5-bit weighted current source
In order to produce the 5-bit weighted current source, we should generate the basic current first. Figure 2 shows the basic current source.
Since transistors M 0 , M 1 and M 2 are connected serially and with the gates connected to their own drains, they are all diode-connected transistors and can be viewed as resistors. Because they operate in the saturation region, their currents can be termed as
where K n and K p are the transconductances and V tn and V tp are threshold voltages of the n-type and p-type transistors, respectively, and V GS is the gate-to-source voltage of a transistor.
If we make the size of the p-type transistor two times that of the n-type transistor, we would get the relation between K n and K p
With (5) taken into (4), we get
we have the basic current source
In order to produce weighted currents, we still need the current mirror as shown in Fig. 3 to accomplish it.
From Fig. 3 , two transistors operate in the saturation region, and the currents are
Therefore, the ratio of the currents is equal to that of the transistor size. According to this procedure, we can duplicate the weighted currents shown in Fig. 4 that we want by adjusting the sizes of the transistors.
In Fig. 4 , transistors M 3 -M 7 can produce the weighted currents of I lsb , 2I lsb , 4I lsb , 8I lsb and 16I lsb , respectively. Switches B 1 -B 5 determine whether the weighted currents flow or not. Then, the sum of the currents flows into the current divider and the delay block for the next operation.
In the proposed switched-current DAC, the current divider by 32 is the most important block. We will illustrate it and discuss why we adopt it in the following Section. Figure 5 shows the current divider by 32. The current I in from the 5-bit weighted current source is then dealt with in the current divider by 32 and the delay block. 
Current divider by 32

I in
Fig. 4 Weighted current source
There are four manipulation cycles shown in Fig. 6 for dividing a current by 32 in this block. In the first cycle T1, two A switches are closed and the current I in is flowing into transistor M 1 . Then the current in M 1 equals (J+I in ) by adding the bias current J. In the second cycle T2, the B switches are closed. As the size of M 1 is bigger than that of M 2 by 32 times, the current flowing in M 2 is equal to (J+I in )/32 by the principle of the current mirror. To satisfy Kirchhoff's law, there must be a current equal to I in /32 flowing from the bias current K of M 3 . Therefore, the current in M 3 becomes (KÀI in /32). In the third cycle T3, the A and C switches are closed. Because the current of M 3 is (KÀI in /32) and the bias current of M 3 is K, there must a current equal to I in /32 flowing into M 1 from the C switch to match Kirchhoff's law. In this way, we can achieve the goal for dividing a current by 32. If we add the next 5-bit weighted currents, the conversion of the signal from digital to analogue can be realised. In the last cycle T4, the S switch is closed and the output current I out is granted.
It is noted that transistors M 1 , M 2 and M 3 are also the current copiers to store their mirror currents and hold them for one cycle. In this way, they act as the function of delay.
In fact, we adopted the current multiplier by 32 rather than the current divider by 32 at the beginning of the circuit design, but the current multiplier by 32 cannot meet our requirement. When we adopted the current multiplier by 32, the feedback current was equal to 32I in . According to the transistor current equation of
W/L, if the current becomes 32 times as large, we should adjust the (V GS ÀV t ) 2 term because the size of the transistor is fixed. In other words, (V GS ÀV t ) should become more than 5.6 times. We all know that the maximum value of V GS is 3.3 V, so the maximum value of (V GS ÀV t ) might be 2.6 V because V t is 0.7 V. This value cannot make (V GS ÀV t ) 5.6 times. Therefore, the current in M 1 will be locked. In this way, the error in the current will affect the accuracy of the conversion from digital to analogue. For this reason, we adopted the current divider by 32 for M 1 to keep the current smaller.
Experimental results
According to the above circuit designs we have implemented a 10-bit switched-current DAC with TSMC 0. 35 mm 1P4M technology. The chip implementation is based on CAD tools: HSPICE for pre-and post-simulation, LayoutPlus for fully custom physical layout and Dracular for verification. Table 1 is the specification of the proposed switched-current DAC. For the convenience of our observation, a resistor 200 O is connected to V dd from the current output I out terminal for transforming the current signal to a voltage one. When the loading effect of the IO pad is considered, we also add a capacitor of 5 pF to the output terminal. In Fig. 7 , it takes 32 ns to convert a digital signal to an analogue one. The settling time is less than 8 ns and the conversion rate is up to 31.25 Msamples/s. although the input digital code is (00000 00000). Figure 9 presents the integral nonlinearity (INL) against digital input code. The INL of 71 LSB is reasonable. Figure 10 shows the layout of the proposed switchedcurrent D/A converter. The core of the chip occupies an area of 0.35 mm 2 , and it consumes power of 26.1 mW with supply voltage 3.3 V.
Conclusions
We have adopted the switched-current architecture based on the combined-input algorithm to implement a 10-bit digital-to-analogue converter. Table 2 shows the reference of comparisons with other D/A converters. Since a design chip is always authoritative, the comparisons still have valuable reference although different techniques of process, resolution and power supply are used. From the Table, our proposed converter has good designs in both chip area and power consumption. Compared with other kind of switched-current DAC, it can reach a higher speed. This architecture allows us to expand the DAC to 5N input digits for our needs in the future. 
